View ACT-E128K32N-150P7M_2252317.PDF datasheet online --- IC-ON-LINE

Datasheet File OCR Text:

eroflex circuit technology - advanced multichip modules ? scd1662 rev b 9/5/01 general description the act?e128k32 is a high speed, 4 megabit, cmos eeprom multichip module (mcm) designed for full temperature range military, space, or high reliability applications. the mcm can be organized as a 256k x 16 bits or 512k x 8 bits device and is input and output cmos and ttl compatible. writing is executed when the write enable (we ) and chip enable (ce) inputs are low and output enable (oe ) is high. reading is accomplished when we is high and ce and oe are both low. access times grades of 120, 140, 150, 200, 250 & 300ns are standard. the act?e128k32 is packaged in a choice of hermetically sealed co-fired ceramic packages, a 66 pin, 1.08" sq pga or a 68 lead, .88" sq gullwing cqfp. the device operates over the temperature range of -55c to +125c and military environment. 4 low power 128k x 8 eeprom die in one mcm package organized as 128k x 32 user configurable to 256k x 16 or 512k x 8 cmos and ttl compatible inputs and outputs access times of 120,140,150, 200, 250& 300ns +5v 10% supply automatic page write operation page write cycle time: 10ms max data retention ten years minimum low power cmos data polling for end of write detection industry standard pinouts packaging ? hermetic ceramic 66 pin, 1.08" x 1.08" x .160" pga type, no shoulder, aeroflex code# "p3" 66 pin, 1.08" x 1.08" x .185" pga type, with shoulder, aeroflex code# "p7" 68 lead, .88" x .88" x .200" dual-cavity small outline gull wing, aeroflex code# "f2" (drops into the 68 lead jedec .99"sq cqfj footprint) mil-prf-38534 compliant mcms available hardware and software data protection internal decoupling capacitors for low noise operation commercial, industrial and military temperature ranges smd# 5962?94585 released (p7 & f2) features 128kx8 128kx8 128kx8 ce 4 oe a 0 ? a 16 i/o 0-7 i/o 8-15 i/o 16 - 23 i/o 24-31 8888 ce 3 we 4 we 3 we 2 we 1 ce 1 ce 2 128kx8 pin description i/o 0-31 data i/o a 0?16 address inputs we 1-4 write enables oe output enable ce 1-4 chip enables v cc power supply gnd ground block diagram ? pga type package (p3,p7) & cqfp (f2) act?e128k32 high speed 4 megabit eeprom multichip module circuit technology www.aeroflex.com
a a aeroflex circuit technology scd1662 rev b 9/5/01 plainview ny (516) 694-6700 2 absolute maximum ratings parameter symbol range units operating temperature t c -55 to +125 c storage temperature range t stg -65 to +150 c all input voltages with respect to ground v g -0.6 to +6.25 v all output voltages with respect to ground - -0.6 to v cc +0.6 v voltage on oe and a9 with respect to ground - -0.6 to +13.5 v notice: stresses above those listed under "absolute maximums rating" may cause permanent damage to the device. this is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specificatio n is not implied. exposure to absolute maximum rating conditions for extended periods may affect device reliability. recommended operating conditions symbol parameter minimum maximum units v cc power supply voltage +4.5 +5.5 v v ih input high voltage +2.0 v cc + 0.3 v v il input low voltage -0.5 +0.8 v t c case operating temperature (military) -55 +125 c capacitance (v in = 0v, f = 1mhz, t c = 25c) symbol parameter maximum units c ad a 0 ? a 16 capacitance 50 pf c oe output enable capacitance 50 pf c we (1-4) write enable capacitance 20 pf c ce (1-4) chip enable capacitance 20 pf c i / o i/o0 ? i/o31 capacitance 20 pf dc characteristics (vcc = 5.0v, vss = 0v, t c = -55c to +125c, unless otherwise specified) parameter sym conditions minimum maximum units input leakage current i li v cc = 5.5v, v in = gnd to v cc 10 a output leakage current i lo x 32 ce = oe = v ih , v out = gnd to v cc 10 a operating supply current x 32 mode i cc x 32 ce = v il , oe = v ih , f = 5mhz 250 ma operating supply current i sb ce = v ih , oe = v ih , f = 5mhz 5ma output low voltage v ol i ol = +2.1ma, v cc = 4.5v 0.45 v output high voltage v oh i oh = ?400a, v cc = 4.5v 2.4 v truth table ce oe we mode data i/o h x x standby high z l l h read data out l h l write data in x h x out disable high z xxh write inhibit - xlx -
a a aeroflex circuit technology scd1662 rev b 9/5/01 plainview ny (516) 694-6700 3 ac write characteristics (v cc = 5v, v ss = 0v, t c = -55c to +125c) parameter symbol min max units write cycle time t wc 10 ms address set-up time t as 10 ns write pulse width (we or ce ) t wp 150 ns chip enable set-up time t ce 0ns address hold time t ah 100 ns data hold time t dh 10 ns chip enable hold time t ceh 0ns data set-up time t ds 100 ns output enable set-up time t oes 10 ns output enable hold time t oeh 10 ns ac read characteristics (v cc = 5v, v ss = 0v, t c = -55c to +125c) read cycle parameter symbol ?120 min max ?140 min max ?150 min max ?200 min max ?250 min max ?300 min max units read cycle time t rc 120 140 150 200 250 300 ns address access time t acc 120 140 150 200 250 300 ns chip enable access time t ace 120 140 150 200 250 300 ns output hold from address change, oe or ce t oh 000000 ns output enable to output valid t oe 055055055055085085 ns chip enable or oe to high z output t df 70 70 70 70 70 70 ns page write characteristics (v cc = 5v, v ss = 0v, t c = -55c to +125c) parameter symbol minimum maximum units write cycle time t wc 10 ms address set-up time t as 10 ns address hold time , see note 1 t ah 100 ns data set-up time t ds 100 ns data hold time t dh 10 ns write pulse width t wp 150 ns byte load cycle time t blc 150 s write pulse width high t wph 50 ns note 1 ? page address must remain valid for duration of write cycle.
a a aeroflex circuit technology scd1662 rev b 9/5/01 plainview ny (516) 694-6700 4 device operation the act-e128k32 is a high-performance electrically erasable and programmable read only memory. it is composed of four 1 megabit memory chips and is organized as 131,072 by 32 bits. the device offers access times of 120 to 300ns with power dissipation of 1.375w. when the device is deselected, the cmos standby current is less than 5 ma. the act-e128k32 is accessed like a static ram for the read or write cycle without the need for external components. the device contains a 128-byte page register to allow writing of up to 128 bytes simultaneously. during a write cycle, the address and 1 to 128 bytes of data are internally latched, freeing the address and data bus for other operations. following the initiation of a write cycle, the device will automatically write the latched data using an internal control timer. the end of a write cycle can be detected by data polling of i/o7. once the end of a write cycle has been detected a new access for a read or write can begin. aeroflex?s act-e128k32 has additional features to ensure high quality and manufacturability. the device utilizes internal error correction for extended endurance and improved data retention characteristics. an optional software data protection mechanism is available to guard against inadvertent writes. write a write cycle is initiated when oe is high and a low pulse is on we or ce with ce or we low. the address is latched on the falling edge of ce or we whichever occurs last. the data is latched by the rising edge of ce or we , whichever occurs first. a byte write operation will automatically continue to completion. write cycle timing figures 2 and 3 show the write cycle timing relationships. a write cycle begins with address application, write enable and chip enable. chip enable is accomplished by placing the ce line low. write enable consists of setting the we line low. the write cycle begins when the last of either ce or we goes low. the we line transition from high to low also initiates an internal delay timer to permit page mode operation. each subsequent we transition from high to low that occurs before the completion of the t blc time out will restart the timer from zero. the operation of the timer is the same as a retriggable one-shot. read the act-e128k32 stores data at the memory location determined by the address pins. when ce and oe are low and we is high, this data is present on the outputs. when ce and oe are high, the outputs are in a high impedance state. this two line control prevents bus contention. data polling the act-e128k32 offers a data polling feature which allows a faster method of writing to the device. figure 5 shows the timing diagram for this function. during a byte or page write cycle, an attempted read of the last byte written will result in the complement of the written data on i/o7 (for each chip). once the write cycle has been completed, true data is valid on all outputs and the next cycle may begin. data polling may begin at any time during the write cycle. page write operation the act-e128k32 has a page write operation that allows one to 128 bytes of data to be written into the device and consecutively loads during the internal programming period. successive bytes may be loaded in the same manner after the first data byte has been loaded. an internal timer begins a time out operation at each write cycle. if another write cycle is completed within t blc or less, a new time out period begins. each write cycle restarts the delay period. the write cycles can be continued as long as the interval is less than the time out period.
a a aeroflex circuit technology scd1662 rev b 9/5/01 plainview ny (516) 694-6700 5 the usual procedure is to increment the least significant address lines from a0 through a6 at each write cycle. in this manner a page of up to 128 bytes can be loaded in to the eeprom in a burst mode before beginning the relatively long interval programming cycle. after the t blc time out is completed, the eeprom begins an internal write cycle. during this cycle the entire page will be written at the same time. the internal programming cycle is the same regardless of the number of bytes accessed. software data protection a software write protection feature may be enabled or disabled by the user. when shipped by aeroflex microelectronics, the act-e128k32 has the feature disabled. write access to the device is unrestricted. to enable software write protection, the user writes three access code bytes to three special internal locations. once write protection has been enabled, each write to the eeprom must use the same three byte write sequence to permit writing. the write protection feature can be disabled by a six byte write sequence of specific data to specific locations. power transitions will not reset the software write protection. each 128k byte block of the eeprom has independent write protection. one or more blocks may be enabled and the rest disabled in any combination. the software write protection guards against inadvertent writes during power transitions, or unauthorized modification using a prom programmer. hardware data protection these features protect against inadvertent writes to the act-e128k32. these are included to improve reliability during normal operation: a) vcc sense while below 3.8v typical write cycles are inhibited. b) write inhibiting holding oe low and either ce or we high inhibits write cycles. c) noise filter pulses of <10ns (typ) on we or ce will not initiate a write cycle.
a a aeroflex circuit technology scd1662 rev b 9/5/01 plainview ny (516) 694-6700 6 data polling characteristics (v cc = 5v, v ss = 0v, t c = -55c to +125c) parameter symbol min max units data hold time t dh 10 ns oe hold time t oeh 10 ns oe to output valid t oe 55 ns write recovery time t wr 0ns guaranteed. but not tested. i ol parameter typical units input pulse level 0 ? 3.0 v input rise and fall 5 ns input and output timing reference level 1.5 v output lead capacitance 50 pf notes: 1) v z is programmable from -2v to +7v. 2) i ol and i oh programmable from 0 to 16 ma. 3) tester impedance z o =75 ?. 4) v z is typically the midpoint of v oh and v ol . 5) i ol and i oh are adjusted to simulate a typical resistance load circuit. 6) ate tester includes jig capacitance. i oh to device under test v z ~ 1.5 v current source current source c l = 50 pf figure 1 ac test circuit write waveforms ? we controlled figure 2 data in address ce we oe t as t oes t wp t ce t oeh t ceh t wph t dh t ds t ah t wc (bipolar supply)
a a aeroflex circuit technology scd1662 rev b 9/5/01 plainview ny (516) 694-6700 7 write waveforms ? ce controlled figure 3 data in address we ce oe t as t oes t wp t ce t oeh t ceh t wph t dh t ds t ah t wc notes: 1. oe may be delayed up to t acs ? t oe after the falling edge of ce without impact on t oe or by t acc ? t oe after an address change without impact on t acc . read waveforms figure 4 oe ce address output t ace t oe t acc t df t oh output high z address valid valid t rc
a a aeroflex circuit technology scd1662 rev b 9/5/01 plainview ny (516) 694-6700 8 figure 5 data polling waveform t oeh t oe t dh t wr ce 1-4 we 1-4 i/o 7 oe address high z a n a n a n a n a n ce x t wp t wph t blc t as t ah t dh t ds t wc oe we x data address notes: 1. a7 through a16 must specify the sector address during each high to low transition of we (or ce ) after the software codes have been entered. 2. oe must be high when we and ce are both low. valid data byte 127 figure 6 page mode write waveforms byte 0 byte 1 byte 2 byte 3 valid add
a a aeroflex circuit technology scd1662 rev b 9/5/01 plainview ny (516) 694-6700 9 figure 7 software data to load data aa address 5555 to load data 55 address 2aaa to load data a0 address 5555 to load data xx any address (4) writes enabled (2) notes: 1. data format: i/o0 - i/o7 (hex); address format: a14 - a0 (hex). 2. write protect state will be activated at end ot write even if no other data is loaded. 3. write protect state will be deactivated at end of write period even if no other data is loaded. 4. 1 to 128 bytes of data may be loaded. to load data aa address 5555 to load data 55 address 2aaa to load data 80 address 5555 to load data aa address 5555 (4) exit data protect state (3) to load data 55 address 2aaa to load data 20 address 5555 to load data xx any address (4) figure 8 protection enable algorithm (1) to load last byte last address enter data protect state software data protection disable algorithm (1) to load last byte last address
a a aeroflex circuit technology scd1662 rev b 9/5/01 plainview ny (516) 694-6700 10 pin numbers & functions 66 pins ? pga type package pin # function pin # function pin # function pin # function 1i/o 8 18 a 12 35 i/o 25 52 we 3 2i/o 9 19 vcc 36 i/o 26 53 ce 3 3i/o 10 20 ce 1 37 a 6 54 gnd 4a 13 21 nc 38 a 7 55 i/o 19 5a 14 22 i/o 3 39 nc 56 i/o 31 6a 15 23 i/o 15 40 a 8 57 i/o 30 7a 16 24 i/o 14 41 a 9 58 i/o 29 8 nc 25 i/o 13 42 i/o 16 59 i/o 28 9i/o 0 26 i/o 12 43 i/o 17 60 a 0 10 i/o 1 27 oe 44 i/o 18 61 a 1 11 i/o 2 28 nc 45 v cc 62 a 2 12 we 2 29 we 1 46 ce 4 63 i/o 23 13 ce 2 30 i/o 7 47 we 4 64 i/o 22 14 gnd 31 i/o 6 48 i/o 27 65 i/o 21 15 i/o 11 32 i/o 5 49 a 3 66 i/o 20 16 a 10 33 i/o 4 50 a 4 17 a 11 34 i/o 24 51 a 5 note: pins 8, 21, 28 & 39 can be connected to ground by specifing option "c". 1.085 sq 1.000 .600 1.000 .100 .020 .016 .100 .180 typ 1.030 1.040 .160 pin 56 pin 66 pin 11 pin 1 bottom view (p7 & p3) max max "p3" ? 1.08" sq pga type (without shoulder) package "p7" ? 1.08" sq pga type (with shoulder) package 1.030 1.040 .020 .016 .100 .025 .185 max side view (p7) side view (p3) .050 .180 typ .035 all dimensions in inches
a a aeroflex circuit technology scd1662 rev b 9/5/01 plainview ny (516) 694-6700 11 pin numbers & functions 68 pins ? dual-cavity cqfp pin # function pin # function pin # function pin # function 1gnd18gnd35oe 52 gnd 2ce 3 19 i/o 8 36 ce 2 53 i/o 23 3a 5 20 i/o 9 37 nc 54 i/o 22 4a 4 21 i/o 10 38 we 2 55 i/o 21 5a 3 22 i/o 11 39 we 3 56 i/o 20 6a 2 23 i/o 12 40 we 4 57 i/o 19 7a 1 24 i/o 13 41 nc 58 i/o 18 8a 0 25 i/o 14 42 nc 59 i/o 17 9 nc 26 i/o 15 43 nc 60 i/o 16 10 i/o 0 27 v cc 44 i/o 31 61 v cc 11 i/o 1 28 a 11 45 i/o 30 62 a 10 12 i/o 2 29 a 12 46 i/o 29 63 a 9 13 i/o 3 30 a 13 47 i/o 28 64 a 8 14 i/o 4 31 a 14 48 i/o 27 65 a 7 15 i/o 5 32 a 15 49 i/o 26 66 a 6 16 i/o 6 33 a 16 50 i/o 25 67 we1 17 i/o 7 34 ce 1 51 i/o 24 68 ce 4 to p view all dimensions in inches package outline ? dual-cavity cqfp "f2" .015 .990 sq .010 .880 sq .010 .800 ref .050 .946 .010 see detail ?a? detail ?a? *.200 max .010 ref 0 - 7 .040 0.010 r .010 .005 typ .010 pin 60 pin 44 pin 43 pin 27 pin 26 pin 10 pin 9 pin 61 *.180 max available, call factory for details
a a aeroflex circuit technology scd1662 rev b 9/5/01 plainview ny (516) 694-6700 12 ordering information model number desc drawing number speed package act-e128k32n-120p7q 5962-9458506h4x 120ns pga type act-e128k32c-120p7q 5962-9458506h5x 120ns pga type act-e128k32n-140p7q 5962-9458505h4x 140ns pga type act-e128k32c-140p7q 5962-9458505h5x 140ns pga type act-e128k32n-150p7q 5962-9458504h4x 150ns pga type act-e128k32c-150p7q 5962-9458504h5x 150ns pga type act-e128k32n-200p7q 5962-9458503h4x 200ns pga type act-e128k32c-200p7q 5962-9458503h5x 200ns pga type act-e128k32n-250p7q 5962-9458502h4x 250ns pga type act-e128k32c-250p7q 5962-9458502h5x 250ns pga type act-e128k32n-300p7q 5962-9458501h4x 300ns pga type act-e128k32c-300p7q 5962-9458501h5x 300ns pga type act-e128k32n-120f2q 5962-9458506hmx 120ns cqfp act-e128k32n-140f2q 5962-9458505hmx 140ns cqfp act-e128k32n-150f2q 5962-9458504hmx 150ns cqfp act-e128k32n-200f2q 5962-9458503hmx 200ns cqfp act-e128k32n-250f2q 5962-9458502hmx 250ns cqfp act-e128k32n-300f2q 5962-9458501hmx 300ns cqfp p art n um b er b rea kd own act? e 128k 32 n? 200 p7 m aeroflex circuit technology memory type e = eeprom memory depth options memory width, bits n = none c = connect to gnd ? pins 8,21,28,39 (p3 & p7 pkg only) memory speed, ns package type & size surface mount packages thru-hole packages f2 = .88"sq 68 lead dual-cavity cqfp p3 = 1.085"sq pga 66 pins without shoulder p7 = 1.085"sq pga 66 pins with shoulder c = commercial temp, 0c to +70c i = industrial temp, -40c to +85c t = military temp, -55c to +125c m = military temp, -55c to +125c, screening * q = mil-prf-38534 compliant / smd screening * screened to the individual test methods of mil-std-883 specifications subject to change without notice. aeroflex circuit technology 35 south service road plainview new york 11830 telephone: (516) 694-6700 fax: (516) 694-6715 toll free inquiries: 1-(800) 843-1553 circuit technology

▲Up To Search▲

Price & Availability of ACT-E128K32N-150P7M

	To Download ACT-E128K32N-150P7M Datasheet File
If you can't view the Datasheet, Please click here to try to view without PDF Reader .